/*
 test for two top level modules
*/

module cucu;

reg a;

wire b;

assign b = a;

always #1a =  ~a;

initial begin
  a = 0;
  #50;
end

endmodule



module bau;

reg [7:0]c;

always #1 c = c+1;

initial c = 0;

endmodule










